Abstract: The design and experimental results of a low-power, low-area 5-tap decision feedback equalizer (DFE) implemented in a 45 nm SOI CMOS technology are reported. The DFE employs a low-power ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results