Abstract: A HV NPN ESD devices is evaluated in a 130nm Power SOI technology. Current flow and temperature distribution under ESD stress is investigated by TCAD and a new device architecture without ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback